
Mixed-Signal IC

Creating a Mixed-Signal World




May, 99

Antrim Design Systems Confidential

FLG. 1A

Antrim's Synthesis Methodology




May, 99

Antrim Design Systems Confidential


FIG. 18

Major Components of Antrim-MSS Synthesis Library



- Simulation models in Verilog-A/MS
- represent library functions, parameterized to user specifications
- Characteristic functions of design parameters
- model circuit performance behavior during optimization
- Test harnesses and characterization plans developed with Antrim-ACT
- Netlists of mixed-signal functions
- working circuits, parameterized for sizing to achieve user **O**s performance specifications
- · Process technology files models and design rules
- Synthesizable layout cells

Major Components of Antrim-MSS Synthesis Toolset




- Antrim-MSS Command Interpreter
- extensions to Perl scripting language for synthesis plan execution
- Optimizers
- · toolkit of algorithms for sizing of design parameters
- Antrim-AMS
- for simulation of characteristic functions, behavioral models and sized netlists
- Antrim-ACT
- for development of characteristic functions, analytical models, test harnesses, circuit characterization
- Parasitic calculators
- layout parasitic estimation from process rules and sized netlists
- Layout generators

Antrim Design Systems Confidential

May, 99

Major Components of Antrim-MSS Synthesis Plans

Blueprints for the successful synthesis of mixed-signal IP



- Developed by expert mixed-signal IC designers using MSS and ACT plan development tools
- Programmed series of steps for circuit partitioning, model selection, sizing and optimization
- Specifications of design parameters to be used as optimization variables
- Specifications of performance characteristics to be used as optimization goals
- Steps for process retargeting
- Antrim-ACT characterization plan
- Experiments
- Test harnesses
- Stimuli and other controls

Plan Author

Design Flow

• Design Partitioning

Characterization

Model Development

• circuit

behavioral

analytic

Setup Performance Parameters

measurements

tests harnesses

Set Design Parameters

• Define Optimization Steps

Antrim Design Systems Confidential

ay, 99

Plan User Design Flow

• Select Function

Specify Process


• Performance Specification

• Execute Plan

Verification of Results

FIG. 1G

Antrim Design Systems Confidential



May, 99

Antrim Design Systems Confidential

FIG. 2

Development of a Synthesizable VCO

, 30C

Circuit features:

delay cell, level restore generator, differential Three cells: bias


Eight delay stages for 100 MHz - 200 MHz operation Performance parameters:

power


center frequency

Optimization plan:

size delay cell and bias user specifications circuit to achieve



- · User-specified performance specs are formulated into a single cost function
- Optimization seeks a zero cost solution



May, 99

Antrim Design Systems Confidential

Fig 4A






FIG HB

Antrim Design Systems Confidential



Antrim Design Systems Confidential




FFG. 42

Example: Synthesis Plan for a VCO Step One

- Size bias transistor for power specification
- 1st step budget power according to user specification

$$P_{tot} = P_{bias} + 8*P_{delay}$$


- NMOS transistor must remain in triode region with $V_{ds} = V_{diode}$
- Minimize $W_{bias} & L_{bias}$ to meet spec



.

Example: Synthesis Plan for a VCO Step Two

- Mirror NMOS transistors from bias cell
- Size delay cell transistors for frequency spec
- Use behavioral model of F₀ vs. W_{diff'},L_{diff}
- Minimize diff. pair for input load in ring oscillator
- Set L_{diff} to L_{min}
- Optimize W_{diff}



Antrim Design Systems Confidential

65


P.T. 6

Example: Synthesis Plan for a VCO

Size bias transistor for power specification

Step One

- condition $V_{ds} = V_{diode}$ Measure current with
- Minimize $W_{bias} & L_{bias}$ to meet spec
- Analysis Setup:
- simulate nbias_ivdc.v
- test harness for bias current sizing
- analysis = bias.tst
- measurement experiment for current



Antrim Design Systems Confidential




FIG. 8.





FIG. 9

Example: Synthesis Plan for a VCO Step One




'ldy', 33

Antrim Design Systems Confidential


ار 5

Example: Synthesis Plan for a VCO Step Two



Antrim Design Systems Confidential

Example: Synthesis Plan for a VCO Finish Steps



Antrim Design Systems Confidential

May, 99

Synthesis Plan for a VCO Finish Steps

- Size noncritical MOSFETs in current sources
 - doesn de require optimization
- Synthesize level translator
- · Verify complete design
- Could add other performance specifications
- gain
- F_{min}
- F max

FIR 13